Simulation study of the impact of quantum confinement on the electrostatically driven oerformance of n-type nanowire transistors

Article English OPEN
Wang, Yijiao ; Al-Ameri, Talib ; Wang, Xingsheng ; Georgiev, Vihar P. ; Towie, Ewan ; Amoroso, Salvatore Maria ; Brown, Andrew R. ; Cheng, Binjie ; Reid, David ; Riddet, Craig ; Shifren, Lucian ; Sinha, Saurabh ; Yeric, Greg ; Aitken, Robert ; Liu, Xiaoyan ; Kang, Jinfeng ; Asenov, Asen (2015)
  • Publisher: IEEE
  • Related identifiers: doi: 10.1109/TED.2015.2470235
  • Subject:
    arxiv: Computer Science::Hardware Architecture | Computer Science::Emerging Technologies

In this paper, we have studied the impact of quantum confinement on the performance of n-type silicon nanowire transistors (NWTs) for application in advanced CMOS technologies. The 3-D drift-diffusion simulations based on the density gradient approach that has been calibrated with respect to the solution of the Schrödinger equation in 2-D cross sections along the direction of the transport are presented. The simulated NWTs have cross sections and dimensional characteristics representative of the transistors expected at a 7-nm CMOS technology. Different gate lengths, cross-sectional shapes, spacer thicknesses, and doping steepness were considered. We have studied the impact of the quantum corrections on the gate capacitance, mobile charge in the channel, drain-induced barrier lowering, and subthreshold slope. The mobile charge to gate capacitance ratio, which is an indicator of the intrinsic speed of the NWTs, is also investigated. We have also estimated the optimal gate length for different NWT design conditions.
  • References (47)
    47 references, page 1 of 5

    [1] C. Hu, “Device challenges and opportunities,” in Proc. Symp. VLSI Technol., 2004, pp. 4-5.

    [2] D. A. Antoniadis and A. Khakifirooz, “MOSFET performance scaling: Limitations and future options,” in Proc. IEEE Int. Electron Devices Meeting, Dec. 2008, pp. 1-4.

    [3] D. Hisamoto et al., “FinFET-A self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, vol. 47, no. 12, pp. 2320-2325, Dec. 2000.

    [4] B. S. Doyle et al., “High performance fully-depleted tri-gate CMOS transistors,” IEEE Electron Device Lett., vol. 24, no. 4, pp. 263-265, Apr. 2003.

    [5] J. T. Park, J.-P. Colinge, and C. H. Diaz, “Pi-gate SOI MOSFET,” IEEE Electron Device Lett., vol. 22, no. 8, pp. 405-406, Aug. 2001.

    [6] F.-L. Yang et al., “25 nm CMOS omega FETs,” in Proc. IEEE Int. Electron Devices Meeting, Dec. 2002, pp. 255-258.

    [7] C. Fenouillet-Beranger et al., “Impact of a 10 nm ultra-thin box (UTBOX) and ground plane on FDSOI devices for 32 nm node and below,” in Proc. ESSDERC, 2009, pp. 89-91.

    [8] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, “High performance silicon nanowire field effect transistors,” Nano Lett., vol. 3, no. 2, pp. 149-152, 2003.

    [9] S. D. Suk et al., “High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability,” in IEDM Tech. Dig., Dec. 2005, pp. 717-720.

    [10] N. Singh, “High-performance fully depleted silicon nanowire (diameter≤5 nm) gate-all-around CMOS devices,” IEEE Electron Device Lett., vol. 27, no. 5, pp. 383-385, May 2006.

  • Similar Research Results (1)
  • Metrics
    No metrics available
Share - Bookmark