publication . Article . 2014

Inverse scaling trends for charge-trapping-induced degradation of FinFETs performance

Amoroso, Salvatore Maria; Georgiev, Vihar P.; Gerrer, Louis; Towie, Ewan; Wang, Xingsheng; Riddet, Craig; Brown, Andrew Robert; Asenov, Asen;
Open Access English
  • Published: 01 Dec 2014
  • Publisher: IEEE
  • Country: United Kingdom
Abstract
In this paper, we investigate the impact of a single discrete charge trapped at the top oxide interface on the performance of scaled nMOS FinFET transistors. The charge-trapping-induced gate voltage shift is simulated as a function of the device scaling and for several regimes of conduction-from subthreshold to ON-state. Contrary to what is expected for planar MOSFETs, we show that the trap impact decreases with scaling down the FinFET size and the applied gate voltage. By comparing drift-diffusion with nonequilibrium Green functions simulations, we show that quantum effects in the charge distribution and transport can reduce or amplify the impact of discrete tr...
Related Organizations
Funded by
EC| MORDRED
Project
MORDRED
Modelling of the reliability and degradation of next generation nanoelectronic devices
  • Funder: European Commission (EC)
  • Project Code: 261868
  • Funding stream: FP7 | SP1 | NMP
Download from

[1] D. A. Antoniadis and A. Khakifirooz, “MOSFET performance scaling: Limitations and future options,” in IEDM Tech. Dig., Dec. 2008, pp. 1-4.

[2] D. Linten, G. Hellings, S.-H. Chen, and G. Groeseneken, “ESD in FinFET technologies: Past learning and emerging challenges,” in Proc. IRPS, Apr. 2013, pp. 2B.5.1-2B.5.8.

[3] H. Kawasaki et al., “Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond,” in IEDM Tech. Dig., Dec. 2009, pp. 1-4.

[4] M. Toledano-Luque et al., “Degradation of time dependent variability due to interface state generation,” in Proc. Symp. VLSI Technol., Jun. 2013, pp. T190-T191. [OpenAIRE]

[5] GARAND Version 2014.2. [Online]. Available: http://www.goldstandardsimulations.com

[6] A. Martinez, M. Aldegunde, N. Seoane, A. R. Brown, J. R. Barker, and A. Asenov, “Quantum-transport study on the impact of channel length and cross sections on variability induced by random discrete dopants in narrow gate-all-around silicon nanowire transistors,” IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2209-2217, Aug. 2011. [OpenAIRE]

[7] K. Nehari, N. Cavassilas, J. L. Autran, M. Bescond, D. Munteanu, and M. Lannoo, “Influence of band structure on electron ballistic transport in silicon nanowire MOSFET's: An atomistic study,” Solid-State Electron., vol. 50, no. 4, pp. 716-721, Apr. 2006. [OpenAIRE]

[8] S. M. Amoroso, L. Gerrer, M. Nedjalkov, R. Hussin, C. Alexander, and A. Asenov, “Modeling carrier mobility in nano-MOSFETs in the presence of discrete trapped charges: Accuracy and issues,” IEEE Trans. Electron Devices, vol. 61, no. 5, pp. 1292-1298, May 2014.

[9] X. Wang, A. R. Brown, B. Cheng, and A. Asenov, “Statistical variability and reliability in nanoscale FinFETs,” in Proc. IEDM, Dec. 2011, pp. 5.4.1-5.4.4.

[10] B. Kaczer et al., “The relevance of deeply-scaled FET threshold voltage shifts for operation lifetimes,” in Proc. IRPS, Apr. 2012, pp. 5A.2.1-5A.2.6. [OpenAIRE]

[11] S. M. Amoroso et al., “Investigation of the RTN distribution of nanoscale MOS devices from subthreshold to on-state,” IEEE Electron Device Lett., vol. 34, no. 5, pp. 683-685, May 2013. [OpenAIRE]

[12] M. Aldegunde, A. Martinez, and A. Asenov, “Non-equilibrium Green's function analysis of cross section and channel length dependence of phonon scattering and its impact on the performance of Si nanowire field effect transistors,” J. Appl. Phys., vol. 110, no. 9, pp. 094518-1-094518-9, 2011. [OpenAIRE]

Salvatore Maria Amoroso (S'10-M'12) received the Ph.D. degree in electronics engineering from the Politecnico di Milano, Milan, Italy, in 2012. He has been an Associate Researcher with the Department of Electronics, University of Glasgow, Glasgow, U.K., since 2012.

Vihar P. Georgiev received the Ph.D. degree from the University of Oxford, Oxford, U.K., in 2011. He joined the Device Modelling Group with the School of Engineering, University of Glasgow, Glasgow, in 2011, where he is currently a Post-Doctoral Research Assistant.

Powered by OpenAIRE Open Research Graph
Any information missing or wrong?Report an Issue