In this paper, we present a FinFET-focused variability-aware compact model (CM) extraction and generation technology supporting design-technology co-optimization. The 14-nm CMOS technology generation silicon on insulator FinFETs are used as testbed transistors to illust... View more
 C. Auth, C. Allen, A. Blattner, et al., “A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors,” in Proc. Symp. VLSI Tech. Dig., 2012, pp.131-132.
 N. Planes, O. Weber, V. Barral, et al., “28 nm FDSOI technology platform for high-speed low-voltage digital applications,” in Proc. Symp. VLSI Technol., Jun. 2012, pp. 133-134.
 In E. Karl, Z. Guo, Y.-G. Ng, J. Keane, U. Bhattacharya, K. Zhang, “The impact of assist-circuit design for 22nm SRAM and beyond,” in Proc. IEEE IEDM, 2012, pp.561-564.
 B. Nikolic, J.-H. Park, J. Kwak, et al., “Technology variability from a design perspective,” IEEE Trans. Circuits and systems-I: regular papers, vol.58 no.9, pp.1996-2009, Sept. 2011.
 A. Asenov, “Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 µm MOSFETs: A 3D “atomistic” simulation study,” IEEE Trans. Electron Dev. Vol. 45, No. 12, pp. 2505-2513, 1998.
 H. F. Dadgour, K. Endo, V. K. De, K. Banerjee, “Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors-Part I: Modeling, Analysis, and Experimental Validation,” IEEE Trans. Elec. Dev., vol.57 no.10, pp.2504-2514, Oct. 2010.
 X. Wang, A. R. Brown, N. M. Idris, S. Markov, G. Roy and A. Asenov, “Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study,” IEEE Trans. on Electron Devices, Vol. 58, No. 8, pp. 2293-2301, Aug. 2011.
 T. Matsukawa, Y. Liu, W. Mizubayashi, et al., “Suppressing Vt and Gm variability of FinFETs using amorphous metal gates for 14nm and beyond,” in Proc. IEDM, 2012, pp.8.2.1-8.2.4
 A. Asenov, S. Kaya and A. R. Brown, “Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness,” IEEE Trans. on Electron Devices, Vol. 50, No. 5, pp. 1254-1260, 2003.
 X. Wang, B. Cheng, A. R. Brown, C. Millar, J. B. Kuang, S. Nassif, and A. Asenov, “Interplay between process-induced and statistical variability in 14-nm CMOS technology double-gate SOI FinFETs,” IEEE Trans. on Electron Devices, Vol.60 No.8, pp.2485-2492, August 2013.