Synthesis of reconfigurable multiplier blocks: part II: algorithm

Part of book or chapter of book English OPEN
Demirsoy, Suleyman S. ; Kale, Izzet ; Dempster, Andrew G.

Reconfigurable Multiplier Blocks (ReMB) offer significant area, delay and possibly power reduction in time-multiplexed\ud implementation of multiple constant multiplications. This paper and its companion paper (entitled Part I- Fundamentals) together present a systematic synthesis\ud method for Single Input Single Output (SISO) and Single\ud Input Multiple Output (SIMO) ReMB designs. This paper\ud illustrates the synthesis method through examples. The\ud companion paper presents the necessary foundation and\ud terminology needed for developing a systematic synthesis\ud technique. The proposed method achieves reduced logic-depth\ud and area over standard multipliers / multiplier blocks.
  • References (4)

    [1] Demirsoy S. S., I. Kale, A. G. Dempster, “Synthesis of reconfigurable multiplier blocks:Part I-Fundamentals”, to be published IEEE ISCAS'05.

    [2] Demirsoy S. S., “Complexity Reduction in Digital Filters and Filter Banks”, Ph.D. Thesis, University of Westminster, October 2003

    [3] Demirsoy S. S., A.G. Dempster and I. Kale, “Efficient Implementation of Digital Filters using Reconfigurable Multiplier Blocks”, .Asilomar Conf. on Signal, Systems and Computers,November 2004, CA

    [4] Dempster A.G. and Macleod M.D., “Use of minimum-adder multiplier-blocks in FIR digital filters”, IEEE Trans. CAS-II, vol. 42, no. 9, pp. 569-577, November 1995.

  • Similar Research Results (1)
  • Metrics
    0
    views in OpenAIRE
    0
    views in local repository
    15
    downloads in local repository

    The information is available from the following content providers:

    From Number Of Views Number Of Downloads
    WestminsterResearch - IRUS-UK 0 15
Share - Bookmark