Sintered silver finite element modelling and reliability based design optimisation in power electronic module

Article English OPEN
Rajaguru, Pushparajah ; Lu, Hua ; Bailey, Chris (2015)

This paper discusses the design for reliability of a sintered silver structure in a power electronic module based on the computational approach that composed of high fidelity analysis, reduced order modelling, numerical risk analysis, and optimisation. The methodology was demonstrated on sintered silver interconnect sandwiched between silicon carbide chip and copper substrate in a power electronic module. In particular, sintered silver reliability due to thermal fatigue material degradation is one of the main concerns. Thermo-mechanical behaviour of the power module sintered silver joint structure is simulated by finite element analysis for cyclic temperature loading profile in order to capture the strain distribution. The discussion was on methods for approximate reduced order modelling based on interpolation techniques using Kriging and radial basis functions. The reduced order modelling approach uses prediction data for the thermo-mechanical behaviour. The fatigue lifetime of the sintered silver interconnect and the warpage of the interconnect layer was particular interest in this study. The reduced order models were used for the analysis of the effect of design uncertainties on the reliability of the sintered silver layer. To assess the effect of uncertain design data, a method for estimating the variation of reliability related metrics namely Latin Hypercube sampling was utilised. The product capability indices are evaluated from the distributions fitted to the histogram resulting from Latin Hypercube sampling technique. A reliability based design optimisation was demonstrated using Particle Swarm Optimisation algorithm for constraint optimisation task consists of optimising two different characteristic performance metrics such as the thermo-mechanical plastic strain accumulation per cycle on the sintered layer and the thermally induced warpage.
  • References (25)
    25 references, page 1 of 3

    [1] Knoerr M., Kraft S., and Schletz A., Reliability assessment sintered nano-silver die attachment for power semiconductors, 12th Electronic packaging technology conference, Singapore, Dec 2010

    [2] Siow K. S., Are sintered silver joints ready for use as interconnect material in microelectronic packaging, Journal of electronic materials. 43(4), 2014

    [3] Herboth T., Gunther M., Fix A., and Wilde J., Failure mechanisms of sintered silver interconnections for power electronic applications, 63rd IEEE conference on Electronic components and technology conference (ECTC), Las Vegas, NV, 2013

    [4] DeVoto D J, Paret P P, and Wereszczak A A, Stress Intensity of Delamination in a Sintered-Silver Interconnection, International conference on high temperature electronics (IMAPS/HiTEC), International microelectronics assembly and packaging society, Albuquerque, New Mexico, May 2014

    [5] Yu D, Chen X, Chen G, Lu G, and Wang Z, Applying Anand model to low-temperature sintered nanoscale silver paste chip attachment, Materials & Design, 30 (10), 2009, p. 4574-4579

    [6] Chen G, Zhang Z, Mei Y, Li X, Lu G, and Chen X, Ratcheting behaviour of sandwiched joint by sintered nanosilver for power electronic packaging, Microelectronic Reliability, 53 (4), 2013, p. 645-651 [7] Mei Y, Chen G, Guo-Quan L, Chen X, Effect of joint sizes of low-temperature sintered nano-silver on thermal residual curvature of sandwiched assembly, International journal of adhesion and adhesives, 35, 2012, 88-93

    [8] Herboth T, Früh C, Günther M, and Wilde J, Assessment of Thermo-Mechanical Stresses in Low Temperature Joining Technology, 13th International conference on thermal, mechanical and multi-physics simulation and experiments in microelectronics and microsystems, EuroSimE, 2012, Lisbon, Portugal

    [9] Bai J. G, Calata J. N, and Lu G, Processing and characterization of nanosilver pastes for die-attaching SiC devices, IEEE Transactions on Electronics Packaging Manufacturing, 30(4), 2007, p. 241-245

    [10] ANSYS® Academic Research, Release 12.0, Ansys Inc (

    [11] Bai J. G, Low-Temperature Sintering of Nanoscale Silver Paste for Semiconductor Device Interconnection, PhD Thesis, Virginia Polytechnic Institute and State University, USA, 2005

  • Metrics
    No metrics available
Share - Bookmark