• shareshare
  • link
  • cite
  • add
auto_awesome_motion View all 4 versions
Other research product . Other ORP type . 2014

Alignment of Memory Transfers of a Time-Predictable Stack Cache

Abbaspour, Sahar; Brandner, Florian;
Published: 08 Oct 2014
Publisher: HAL CCSD
Country: France

N/A; Modern computer architectures use features which often com-plicate the WCET analysis of real-time software. Alterna-tive time-predictable designs, and in particular caches, thus are gaining more and more interest. A recently proposed stack cache, for instance, avoids the need for the analysis of complex cache states. Instead, only the occupancy level of the cache has to be determined. The memory transfers generated by the standard stack cache are not generally aligned. These unaligned accesses risk to introduce complexity to the otherwise simple WCET analysis. In this work, we investigate three different ap-proaches to handle the alignment problem in the stack cache: (1) unaligned transfers, (2) alignment through compiler-gen-erated padding, (3) a novel hardware extension ensuring the alignment of all transfers. Simulation results show that our hardware extension offers a good compromise between average-case performance and analysis complexity.


Block-Aligned Stack Cache, Alignment, Real-Time Systems, [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL], [INFO.INFO-PF]Computer Science [cs]/Performance [cs.PF], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

13 references, page 1 of 2

[1] S. Abbaspour, F. Brandner, and M. Schoeberl. A time-predictable stack cache. In Proc. of the Workshop on Software Technologies for Embedded and Ubiquitous Systems. 2013. [OpenAIRE]

[2] C. Ferdinand, R. Heckmann, and B. Franzen. Static memory and timing analysis of embedded systems code. In Proc. of Symposium on Verification and Validation of Software Systems, pages 153-163. Eindhoven Univ. of Techn., 2007.

[3] C. Ferdinand and R. Wilhelm. Efficient and precise cache behavior prediction for real-time systems. Real-Time Systems, 17(2-3):131-181, 1999.

[4] M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proc. of the Workshop on Workload Characterization, WWC '01, 2001.

[5] A. Jordan, F. Brandner, and M. Schoeberl. Static analysis of worst-case stack cache behavior. In Proc. of the Conf. on Real-Time Networks and Systems, pages 55-64. ACM, 2013.

[6] H.-H. S. Lee, M. Smelyanskiy, G. S. Tyson, and C. J. Newburn. Stack value file: Custom microarchitecture for the stack. In Proc. of the International Symposium on High-Performance Computer Architecture, HPCA '01, pages 5-14. IEEE, 2001.

[7] S. Park, H. woo Park, and S. Ha. A novel technique to use scratch-pad memory for stack management. In In Proc. of the Design, Automation Test in Europe Conference, DATE '07, pages 1-6. ACM, 2007.

[8] J. Reineke, I. Liu, H. D. Patel, S. Kim, and E. A. Lee. PRET DRAM controller: Bank privatization for predictability and temporal isolation. In Proc. of the Conference on Hardware/Software Codesign and System Synthesis, pages 99-108. ACM, 2011.

[9] S.Abbaspour, A. Jordan, and F. Brandner. Lazy spilling for a time-predictable stack cache: Implementation and analysis. In Proc. of the International Workshop on Worst-Case Execution Time Analysis, volume 39 of OASICS, pages 83-92. Schloss Dagstuhl, 2014. [OpenAIRE]

[10] M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, C. Probst, S. Karlsson, and T. Thorn. Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach, volume 18, pages 11-21. OASICS, 2011. [OpenAIRE]

Funded by
Time-predictable Multi-Core Architecture for Embedded Systems
  • Funder: European Commission (EC)
  • Project Code: 288008
  • Funding stream: FP7 | SP1 | ICT